=============================================================

**Assignment 6 Report**

**Title: Processor Design (2)**

**Processor Hardware Validation**

**Semester \_Fall/2017\_\_\_\_ Date \_\_\_\_\_\_10/16/17\_\_\_\_\_\_\_**

**by**

**Name \_\_Khalif Moore-Stevenson\_\_\_\_\_\_ SID \_008458502\_\_**

**Name \_\_\_\_Anahit Sarao\_\_\_\_\_ SID \_\_\_008435583\_\_\_**

**Lab Checkup Record**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Performed by (signature)** | **Checked by (signature)** | **Tasks**  **Successfully Completed**  **(list)** | **Tasks Partially Completed\***  **(list)** | **Tasks Failed or Not Performed\***  **(list)** |
|  |  |  |  |  |

**\* Explanation and/or analysis must be given in the report.**

**San Jose State University**

**Department of Computer Engineering**

**CMPE 140 Lab Report**